







VINAYAKA MISSIONS RESEARCH FOUNDATION AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY, PAIYANOOR DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING TIMETABLE FOR DSP_LAB

Ref. No. AVIT / TT / 03

SEMESTER: EVEN ACADEMIC YEAR : 2020-2021

DEPARTMENT: ECE With Effect From: 22.02.2021

	1	2		3		4	5		6
Day/ Period	9:00-10.00	10.00-11.00	K	11.15- 12.15	K .M.)	1:00-2:00	2.00 - 2.55	٨K	3.05-4.00
Monday			BREA		₽ <u>-</u>			N BREAK .05)	
Tuesday			G -		BI - 1			100N 55-3.0	
Wednesday			MORNIN (11:00		LUNCH			AFTERNOON (2:55-3.0	
Thursday			$oxed{\mathbf{Z}}$		12.			\mathbf{AF}	
Friday							FSD LAB		FSD LAB

Sl.No.	MNEMONI C	COURE CODE	COURSE TITLE	NAME OF THE FACULTY		
1	FSD LAB	17ECCC90	FPGA SYSTEM DESIGN LAB	Mr. RAJAT KUMAR DWIBEDI		

NAME OF LAB. INCHARGE: Mr R Karthikeyan

HOD/ ECE